
DS3106
36
Figure 7-4. SPI Clock Phase Options
CS
MSB
LSB
6
5
4
3
2
1
SDI/SDO
CLOCK EDGE USED FOR DATA CAPTURE (ALL MODES)
CPHA = 0
CPHA = 1
SCLK
Figure 7-5. SPI Bus Transactions
R/
W Register Address Burst
Data Byte
SDI
CS
SDO
Single-Byte Write
Single-Byte Read
R/
W Register Address Burst
Data Byte
R/
W Register Address Burst Data Byte 1
Burst Write
SDI
CS
SDO
SDI
CS
SDO
0 (Write)
0 (single-byte)
1 (Read)
0 (single-byte)
0 (Write)
1 (burst)
Data Byte N
R/
W Register Address Burst
Data Byte 1
Burst Read
SDI
CS
1 (Read)
1 (burst)
Data Byte N